BITS Pilani

  • Page last updated on Friday, March 17, 2023

    • scopus
    • Google Scholar

You are here:

  • Home
  • Talks Delivered

Talks Delivered

banner
Talks Delivered

Talks Delivered In Conferences/ Workshops/ Seminars/ Training Programs

  • Adder Architectures for fully static and complementary pass logic designs., Anu Gupta, Proceedings of the national seminar on VLSI: Systems, Design and Technology, IIT Bombay, Dec. 10-11, 2000
  • Clocking Strategies, Anu Gupta, VLSI Workshop, Oct. 10-11, BITS, Pilani , 2002
  • Design Exploration of Architecture for Optimal Adder Synthesis, Anu Gupta, IETE Golden Jubilee Seminar on Electronic Design Automation: Issues and Challenges, April 26, 2003
  • Sequential Logic Design, Anu Gupta, National Workshop on VLSI Design and Embedded Systems, BITS, Pilani, 24-26 February  2006
  • challenges in Analog IC design, Anu Gupta, Workshop on Analog and RF Design  (ARFD 2007), 16th – 18th March, 2007, Birla Institute of Technology and Science, Pilani – 333 031, Rajasthan
  • Industry Institute Interaction--fostering ideas to product, Convention on University Industry Linkage through Practice School Programme, 8th -10th March 2007, Birla Institute of Technology and Science, Pilani – 333 031, Rajasthan
  • Technology Business Incubator at BITS-PILANI ,  Convention on Energizing Entrepreneurship in Academia through Innovations (2-3 Nov.2007),(2008)
  • High performance adder architectures for fast multi operand addition, Anu Gupta, Workshop on High Performance Digital System Design, 16th – 18th January 2009, Birla Institute of Technology and Science, Pilani – 333 031, Rajasthan  
  • Invited Lectures on Integrated Circuit Design, BITS PILANI ,GOA CAMPUS ,  3-5 April 2009
  • Analog and Digital VLSI Design Research at BITS, Indo -Taiwan Workshop on Nano, Microelectronics & Embedded Systems at , Birla Institute of Technology and Science, Pilani , 24th-25th September 2010

  • 'Quad-NMOS Cross-coupling for Linearity Enhancement in High Frequency Continuous-time OTA-C Filters with IM3 Below -70 dB, '    in 2017 6th International Conference on Information and Electronics Engineering. 22-24 feb 2017, Singapore

participation in conferences/ workshops/ seminars/ training programs held at bits, pilani

  • Short term intensive course on Electronics and Telecommunication, One and a half month Training Program for Police Telecom Officers (sponsored by Deptt. Of Coordination of Police, Ministry of Home Affairs) by BITS, Pilani, 16 Dec. 1998 – 5 Feb. 1999.

  • Training program in IC Design, One month Training Program for SPIC Electronics Limited , Chennai, Trainees (6)  by BITS, Pilani,  & CEERI , 17 Aug. – 25 Sept. 1998.

  • Entrepreneurship program-Tech Bazaar , Convention on Energizing Entrepreneurship in Academia through Innovations (2006, 2007, 2008)

  • Entrepreneurship development program , Workshop on Faculty development for Technology Entrepreneurship(23-24 Nov. 2007)

  • National Conference on Virtual and Intelligent Instrumentation , 13-14 nov 2009

Quick Links

An Institution Deemed to be University estd. vide Sec.3 of the UGC Act,1956 under notification # F.12-23/63.U-2 of Jun 18,1964

© 2024 Centre for Software Development,SDET Unit, BITS-Pilani, India.

Designed and developed by fractal | ink design studios